Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Low Power Technology Mapping for LUT based FPGA "A Genetic Algorithm Approach".
Rohit Pandey
,
Santanu Chattopadhyay
Venue
National
VLSID
Year
2003
Proceedings
VLSI Design
DBLP record
conf/vlsid/PandeyC03 ↗
Browse the full
VLSID paper archive
.