Hardware Architecture and FPGA Implementation of Low Latency Turbo Encoder for Deep-Space Communication Systems.

Meghvern Pathak, Rahul Shrestha

Browse the full VLSID paper archive.