Static Test Compaction for Full-Scan Circuits Based on Combinational Test Sets and Non-Scan Sequential Test Sequences.

Irith Pomeranz, Sudhakar M. Reddy

Browse the full VLSID paper archive.