Skip to content

On Interconnecting Circuits with Multiple Scan Chains for Improved Test Data Compression.

Irith Pomeranz, Sudhakar M. Reddy

Year2004
ProceedingsVLSI Design

Browse the full VLSID paper archive.