Skip to content

Design-for-Testability for Improved Path Delay Fault Coverage of Critical Paths.

Irith Pomeranz, Sudhakar M. Reddy

Year2008
ProceedingsVLSI Design

Browse the full VLSID paper archive.