Design-for-Testability for Synchronous Sequential Circuits that Maintains Functional Switching Activity.

Irith Pomeranz, Sudhakar M. Reddy

Browse the full VLSID paper archive.