Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Identifying Tests for Logic Fault Models Involving Subsets of Lines without Fault Enumeration.
Irith Pomeranz
,
Sudhakar M. Reddy
Venue
National
VLSID
Year
2010
Proceedings
VLSI Design
DBLP record
conf/vlsid/PomeranzR10a ↗
Browse the full
VLSID paper archive
.