Skip to content

Identifying Tests for Logic Fault Models Involving Subsets of Lines without Fault Enumeration.

Irith Pomeranz, Sudhakar M. Reddy

Year2010
ProceedingsVLSI Design

Browse the full VLSID paper archive.