VERSE: A Vector Replacement Procedure for Improving Test Compaction in Synchronous Sequential Circuits.

Irith Pomeranz, Sudhakar M. Reddy

Browse the full VLSID paper archive.