Efficient Synthesis of a Uniformly Spread Layout Aware Pareto Surface for Analog Circuits.

Almitra Pradhan, Ranga Vemuri

Browse the full VLSID paper archive.