A simulation study on the effectiveness of n-guardring/p-guardring on latchup in 0.8 μm CMOS technology.

Varna Puvvada, S. Potla, S. Tamizh Selvam, P. R. Suresh

Browse the full VLSID paper archive.