Automatic Insertion of Gated Clocks at Register Transfer Level.

Nithya Raghavan, Venkatesh Akella, Smita Bakshi

Browse the full VLSID paper archive.