Skip to content

A Heuristic for Clock Selection in High-Level Synthesis.

J. Ramanujam, Sandeep Deshpande, Jinpyo Hong, Mahmut T. Kandemir

Year2002
ProceedingsASP-DAC/VLSI Design

Browse the full VLSID paper archive.