Skip to content

J. Ramanujam

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

65

Venues

20

Active years

1989–2017

Best venue rank

A*

Where they publish

Papers

65 indexed papers, newest first.

YearVenueTitleAuthors
2017HPCCImproving the Parallel Performance of an NBody Application Using Adaptive Techniques in HPX.Zahra Khatami, Hartmut Kaiser, J. Ramanujam
2017SCHPX Smart Executors.Zahra Khatami, Lukas Troska, Hartmut Kaiser, J. Ramanujam, Adrian Serio
2016PLDIEffective padding of multidimensional arrays to avoid cache conflict misses.Changwan Hong, Wenlei Bao, Albert Cohen, Sriram Krishnamoorthy, Louis-Nol Pouchet, Fabrice Rastello, J. Ramanujam, P. Sadayappan
2016SCA Massively Parallel Distributed N-body Application Implemented with HPX.Zahra Khatami, Hartmut Kaiser, Patricia Grubel, Adrian Serio, J. Ramanujam
2015POPLOn Characterizing the Data Access Complexity of Programs.Venmugil Elango, Fabrice Rastello, Louis-Nol Pouchet, J. Ramanujam, P. Sadayappan
2015PPoPPDistributed memory code generation for mixed Irregular/Regular computations.Mahesh Ravishankar, Roshan Dathathri, Venmugil Elango, Louis-Nol Pouchet, J. Ramanujam, Atanas Rountev, P. Sadayappan
2015SCLost in heterogeneity: architectural selection based on code features.Sameer AbuAsal, R. Tohid, J. Ramanujam
2015SCSDSLc: a multi-target domain-specific compiler for stencil computations.Prashant Singh Rawat, Martin Kong, Thomas Henretty, Justin Holewinski, Kevin Stock, Louis-Nol Pouchet, J. Ramanujam, Atanas Rountev, P. Sadayappan
2014PLDIA framework for enhancing data reuse via associative reordering.Kevin Stock, Martin Kong, Tobias Grosser, Louis-Nol Pouchet, Fabrice Rastello, J. Ramanujam, P. Sadayappan
2014SPAAOn characterizing the data movement complexity of computational DAGs for parallel execution.Venmugil Elango, Fabrice Rastello, Louis-Nol Pouchet, J. Ramanujam, P. Sadayappan
2013ASPLOSSplit tiling for GPUs: automatic parallelization using trapezoidal tiles.Tobias Grosser, Albert Cohen, Paul H. J. Kelly, J. Ramanujam, P. Sadayappan, Sven Verdoolaege
2013ICSA stencil compiler for short-vector SIMD architectures.Thomas Henretty, Richard Veras, Franz Franchetti, Louis-Nol Pouchet, J. Ramanujam, P. Sadayappan
2012CCAnalytical Bounds for Optimal Tile Size Selection.Jun Shirako, Kamal Sharma, Naznin Fauzia, Louis-Nol Pouchet, J. Ramanujam, P. Sadayappan, Vivek Sarkar
2012SCCode generation for parallel execution of a class of irregular loops on distributed memory systems.Mahesh Ravishankar, John Eisenlohr, Louis-Nol Pouchet, J. Ramanujam, Atanas Rountev, P. Sadayappan
2011CCData Layout Transformation for Stencil Computations on Short-Vector SIMD Architectures.Thomas Henretty, Kevin Stock, Louis-Nol Pouchet, Franz Franchetti, J. Ramanujam, P. Sadayappan
2011HiPCDynamic selection of tile sizes.Sanket Tavarageri, Louis-Nol Pouchet, J. Ramanujam, Atanas Rountev, P. Sadayappan
2011POPLLoop transformations: convexity, pruning and optimization.Louis-Nol Pouchet, Uday Bondhugula, Cdric Bastoul, Albert Cohen, J. Ramanujam, P. Sadayappan, Nicolas Vasilache
2010CCAutomatic C-to-CUDA Code Generation for Affine Programs.Muthu Manikandan Baskaran, J. Ramanujam, P. Sadayappan
2010CGOParameterized tiling revisited.Muthu Manikandan Baskaran, Albert Hartono, Sanket Tavarageri, Thomas Henretty, J. Ramanujam, P. Sadayappan
2010SCCombined Iterative and Model-driven Optimization in an Automatic Parallelization Framework.Louis-Nol Pouchet, Uday Bondhugula, Cdric Bastoul, Albert Cohen, J. Ramanujam, P. Sadayappan
2009ICSParametric multi-level tiling of imperfectly nested loops.Albert Hartono, Muthu Manikandan Baskaran, Cdric Bastoul, Albert Cohen, Sriram Krishnamoorthy, Boyana Norris, J. Ramanujam, P. Sadayappan
2009PPoPPCompiler-assisted dynamic scheduling for effective parallelization of loop nests on multicore processors.Muthu Manikandan Baskaran, Nagavijayalakshmi Vydyanathan, Uday Bondhugula, J. Ramanujam, Atanas Rountev, P. Sadayappan
2008CCAutomatic Transformations for Communication-Minimized Parallelization and Locality Optimization in the Polyhedral Model.Uday Bondhugula, Muthu Manikandan Baskaran, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, P. Sadayappan
2008ICSA compiler framework for optimization of affine loop nests for gpgpus.Muthu Manikandan Baskaran, Uday Bondhugula, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, P. Sadayappan
2008PLDIA practical automatic polyhedral parallelizer and locality optimizer.Uday Bondhugula, Albert Hartono, J. Ramanujam, P. Sadayappan
2008PPoPPAutomatic data movement and computation mapping for multi-level parallel architectures with explicitly managed memories.Muthu Manikandan Baskaran, Uday Bondhugula, Sriram Krishnamoorthy, J. Ramanujam, Atanas Rountev, P. Sadayappan
2007PLDIEffective automatic parallelization of stencil computations.Sriram Krishnamoorthy, Muthu Manikandan Baskaran, Uday Bondhugula, J. Ramanujam, Atanas Rountev, P. Sadayappan
2007PPoPPAutomatic mapping of nested loops to FPGAS.Uday Bondhugula, J. Ramanujam, P. Sadayappan
2007RTCSACode Size Optimization for Embedded Processors using Commutative Transformations.Sai Pinnepalli, Jinpyo Hong, J. Ramanujam, Doris L. Carver
2006ICCSIdentifying Cost-Effective Common Subexpressions to Reduce Operation Count in Tensor Contraction Evaluations.Albert Hartono, Qingda Lu, Xiaoyang Gao, Sriram Krishnamoorthy, Marcel Nooijen, Gerald Baumgartner, David E. Bernholdt, Venkatesh Choppella, Russell M. Pitzer, J. Ramanujam, Atanas Rountev, P. Sadayappan
2005ICCSAutomated Operation Minimization of Tensor Contraction Expressions in Electronic Structure Calculations.Albert Hartono, Alexander Sibiryakov, Marcel Nooijen, Gerald Baumgartner, David E. Bernholdt, So Hirata, Chi-Chung Lam, Russell M. Pitzer, J. Ramanujam, P. Sadayappan
2005PPoPPPerformance modeling and optimization of parallel out-of-core tensor contractions.Xiaoyang Gao, Swarup Kumar Sahoo, Chi-Chung Lam, J. Ramanujam, Qingda Lu, Gerald Baumgartner, P. Sadayappan
2003CCAddress Register Assignment for Reducing Code Size.Mahmut T. Kandemir, Mary Jane Irwin, Guilin Chen, J. Ramanujam
2003HiPCData Locality Optimization for Synthesis of Efficient Out-of-Core Algorithms.Sandhya Krishnan, Sriram Krishnamoorthy, Gerald Baumgartner, Daniel Cociorva, Chi-Chung Lam, P. Sadayappan, J. Ramanujam, David E. Bernholdt, Venkatesh Choppella
2002DACExploiting shared scratch pad memory space in embedded multiprocessor systems.Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary
2002PLDISpace-Time Trade-Off Optimization for a Class of Electronic Structure Calculations.Daniel Cociorva, Gerald Baumgartner, Chi-Chung Lam, P. Sadayappan, J. Ramanujam, Marcel Nooijen, David E. Bernholdt, Robert J. Harrison
2002SCA high-level approach to synthesis of high-performance codes for quantum chemistry.Gerald Baumgartner, David E. Bernholdt, Daniel Cociorva, Robert J. Harrison, So Hirata, Chi-Chung Lam, Marcel Nooijen, Russell M. Pitzer, J. Ramanujam, P. Sadayappan
2002VLSIDStrategies for Improving Data Locality in Embedded Applications.N. E. Crosbie, Mahmut T. Kandemir, Ibrahim Kolcu, J. Ramanujam, Alok N. Choudhary
2002VLSIDA Heuristic for Clock Selection in High-Level Synthesis.J. Ramanujam, Sandeep Deshpande, Jinpyo Hong, Mahmut T. Kandemir
2002VLSIDAddress Code and Arithmetic Optimizations for Embedded Systems.J. Ramanujam, Satish Krishnamurthy, Jinpyo Hong, Mahmut T. Kandemir
2001DACDynamic Management of Scratch-Pad Memory Space.Mahmut T. Kandemir, J. Ramanujam, Mary Jane Irwin, Narayanan Vijaykrishnan, Ismail Kadayif, Amisha Parikh
2001DACReducing Memory Requirements of Nested Loops for Embedded Systems.J. Ramanujam, Jinpyo Hong, Mahmut T. Kandemir, Amit Narayan
2001HiPCTowards Automatic Synthesis of High-Performance Codes for Electronic Structure Calculations: Data Locality Optimization.Daniel Cociorva, J. W. Wilkins, Gerald Baumgartner, P. Sadayappan, J. Ramanujam, Marcel Nooijen, David E. Bernholdt, Robert J. Harrison
2001ICSLoop optimization for a class of memory-constrained computations.Daniel Cociorva, J. W. Wilkins, Chi-Chung Lam, Gerald Baumgartner, J. Ramanujam, P. Sadayappan
2001ISLPEDCompiler support for block buffering.Mahmut T. Kandemir, J. Ramanujam, Ugur Sezer
2000DACOn lower bounds for scheduling problems in high-level synthesis.M. Narasimhan, J. Ramanujam
2000HiPCImproving Offset Assignment on Embedded Processors Using Transformations.Sunil Atri, J. Ramanujam, Mahmut T. Kandemir
1999EuroParI/O-Conscious Tiling for Disk-Resident Data Sets.Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam
1999ICPPCompiler Optimizations for I/O-Intensive Computations.Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam
1999ICPPA Framework for Interprocedural Locality Optimization Using Both Loop and Data Layout Transformations.Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee
1999ICSAn integer linear programming approach for optimizing cache locality.Mahmut T. Kandemir, Prithviraj Banerjee, Alok N. Choudhary, J. Ramanujam, Eduard Ayguad
1998EuroParEnhancing Spatial Locality via Data Layout Optimizations.Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, U. Nagaraj Shenoy, Prithviraj Banerjee
1998ICCADImproving the computational performance of ILP-based problems.M. Narasimhan, J. Ramanujam
1998ICPPMinimizing Data and Synchronization Costs in One-Way Communication.Mahmut T. Kandemir, U. Nagaraj Shenoy, Prithviraj Banerjee, J. Ramanujam, Alok N. Choudhary
1998ICSA Hyperplane Based Approach for Optimizing Spatial Locality in Loop Nests.Mahmut T. Kandemir, Alok N. Choudhary, U. Nagaraj Shenoy, Prithviraj Banerjee, J. Ramanujam
1998MICROImproving Locality Using Loop and Data Transformations in an Integrated Framework.Mahmut T. Kandemir, Alok N. Choudhary, J. Ramanujam, Prithviraj Banerjee
1997EuroParOptimization of Out-of-Core Computations Using Chain Vectors.Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary
1997ICPPImproving the Performance of Out-of-Core Computations.Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary
1997ICSA Compiler Algorithm for Optimizing Locality in Loop Nests.Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary
1996EuroParA Framework for Integrated Communication and I/O Placement.Rajesh Bordawekar, Alok N. Choudhary, J. Ramanujam
1996ICSAutomatic Optimization of Communication in Compiling Out-of-Core Stencil Codes.Rajesh Bordawekar, Alok N. Choudhary, J. Ramanujam
1992SCNon-Unimodular Transformations of Nested Loops.J. Ramanujam
1991SCTiling multidimensional iteration spaces for nonshared memory machines.J. Ramanujam, P. Sadayappan
1990ICPPTiling of Iteration Spaces for Multicomputers.J. Ramanujam, P. Sadayappan
1989SCA methodology for parallelizing programs for multicomputers and complex memory multiprocessors.J. Ramanujam, P. Sadayappan