Skip to content
cs-conference-ranking.org

A Fast Two-level Logic Minimizer.

P. Srinivasa Rao, James Jacob

VenueNationalVLSID
Year1998
ProceedingsVLSI Design
DBLP recordconf/vlsid/RaoJ98 ↗

Browse the full VLSID paper archive.