Skip to content

Evaluation of Statistical Outlier Rejection Methods for IDDQ Limit Setting.

Sagar S. Sabade, D. M. H. Walker

Year2002
ProceedingsASP-DAC/VLSI Design

Browse the full VLSID paper archive.