Skip to content

An Upper Bound for 3D Slicing Floorplans.

Silke Salewski, Erich Barke

Year2002
ProceedingsASP-DAC/VLSI Design

Browse the full VLSID paper archive.