An Assertion Based Technique for Transistor Level Dynamic Power Estimation.

Savithri Sundareswaran, R. Venkatesan, S. Bhaskar

Browse the full VLSID paper archive.