Skip to content

Test Planning for Core-based 3D Stacked ICs with Through-Silicon Vias.

Breeta SenGupta, Urban Ingelsson, Erik Larsson

Year2012
ProceedingsVLSI Design

Browse the full VLSID paper archive.