Wiresizing with Buffer Placement and Sizing for Power-Delay Tradeoffs.

Jatan C. Shah, Sachin S. Sapatnekar

Browse the full VLSID paper archive.