A graph approach to DFT hardware placement for robust delay fault BIST.

Imtiaz P. Shaik, Michael L. Bushnell

Browse the full VLSID paper archive.