Skip to content

Path Delay Fault Test Generation for Standard Scan Designs Using State Tuples.

Yun Shao, Irith Pomeranz, Sudhakar M. Reddy

Year2002
ProceedingsASP-DAC/VLSI Design

Browse the full VLSID paper archive.