Design and Implementation of a High Speed MAP Decoder Architecture for Turbo Decoding.

Rahul Shrestha, Roy P. Paily

Browse the full VLSID paper archive.