Skip to content

Scan Delay Testing of Nanometer SoCs.

Adit D. Singh

Year2008
ProceedingsVLSI Design

Browse the full VLSID paper archive.