A Novel Low Power Ternary Multiplier Design using CNFETs.

Harita Sirugudi, Sharvani Gadgil, Chetan Kumar Vudadha

Browse the full VLSID paper archive.