An Improved High Resolution CMOS Timing Generator Using Array of Digital Delay Lock Loops.

Balaji Srinivasan, Vinay Bhaskar Chandratre

Browse the full VLSID paper archive.