Skip to content

Design and Implementation of High Throughput and Area Efficient Hard Decision Viterbi Decoder in 65nm Technology.

Narayan V. Sugur, Saroja V. Siddamal, Samba Sivam Vemala

Year2014
ProceedingsVLSID

Browse the full VLSID paper archive.