Skip to content

Latency, Power and Performance Trade-Offs in Network-on-Chips by Link Microarchitecture Exploration.

Basavaraj Talwar, Shailesh Kulkarni, Bharadwaj Amrutur

Year2009
ProceedingsVLSI Design

Browse the full VLSID paper archive.