Test Generation for Analog Circuits Using Partial Numerical Simulation.

Pramodchandran N. Variyam, Junwei Hou, Abhijit Chatterjee

Browse the full VLSID paper archive.