Impact of Process Variations on Multi-Level Signaling for On-Chip Interconnects.

Vishak Venkatraman, Wayne P. Burleson

Browse the full VLSID paper archive.