Skip to content

A New Partially-Parallel VLSI-Architecture of Quasi-Cyclic LDPC Decoder for 5G New-Radio.

Anuj Verma, Rahul Shrestha

Year2020
ProceedingsVLSID

Browse the full VLSID paper archive.