TileNET: Scalable Architecture for High-Throughput Ternary Convolution Neural Networks Using FPGAs.

Sahu Sai Vikram, Vibha Panty, Mihir Mody, Madhura Purnaprajna

Browse the full VLSID paper archive.