Skip to content

An Efficient Uncertainty- and Skew-aware Methodology for Clock Tree Synthesis and Analysis.

Vineet Wason, Rajeev Murgai, William W. Walker

Year2007
ProceedingsVLSI Design

Browse the full VLSID paper archive.