Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Low Voltage Low Power CMOS Design Techniques for Deep Submicron ICs.
Liqiong Wei
,
Kaushik Roy
,
Vivek De
Venue
National
VLSID
Year
2000
Proceedings
VLSI Design
DBLP record
conf/vlsid/WeiRD00 ↗
Browse the full
VLSID paper archive
.