Skip to content

A Delay Test to Differentiate Resistive Interconnect Faults from Weak Transistor Defects.

Haihua Yan, Adit D. Singh

Year2005
ProceedingsVLSI Design

Browse the full VLSID paper archive.