Skip to content

Fin Prin: Analysis and Optimization of FinFET Logic Circuits under PVT Variations.

Yang Yang, Niraj K. Jha

Year2013
ProceedingsVLSI Design

Browse the full VLSID paper archive.