Skip to content

New Techniques for Accelerating Small Delay ATPG and Generating Compact Test Sets.

Boxue Yin, Dong Xiang, Zhen Chen

Year2009
ProceedingsVLSI Design

Browse the full VLSID paper archive.