Skip to content

Logic Synthesis for AND-XOR-OR Type Sense-Amplifying PLA.

Hiroaki Yoshida, Hiroaki Yamaoka, Makoto Ikeda, Kunihiro Asada

Year2002
ProceedingsASP-DAC/VLSI Design

Browse the full VLSID paper archive.