Reliability evaluation of combinational logic circuits by symbolic simulation.

Alessandro Bogliolo, Maurizio Damiani, Piero Olivo, Bruno Ricc

Browse the full VTS paper archive.