Retiming sequential circuits to enhance testability.

Sujit Dey, Srimat T. Chakradhar

Browse the full VTS paper archive.