Behavioral level noise modeling and jitter simulation of phase-locked loops with faults using VHDL-AMS.

Nihal J. Godambe, Chuanjin Richard Shi

Browse the full VTS paper archive.