Improving CMOS open defect coverage using hazard activated tests.

Chao Han, Adit D. Singh

Browse the full VTS paper archive.