A programmable BIST design for PLL static phase offset estimation and clock duty cycle detection.

Sen-Wen Hsiao, Nicholas Tzou, Abhijit Chatterjee

Browse the full VTS paper archive.