Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VTS
/
Paper
Test pattern generation system for delay faults using a high speed simulation processor 'SP'.
Yukiko Izuta
,
Fumiyasu Hirose
Venue
National
VTS
Year
1992
Proceedings
VTS
DBLP record
conf/vts/IzutaH92 ↗
Browse the full
VTS paper archive
.