Skip to content

Modified flip-flop architecture to reduce hold buffers and peak power during scan shift operation.

Prakash Narayanan, Rajesh Mittal, Sumanth Poddutur, Vivek Singhal, Puneet Sabbarwal

Year2011
ProceedingsVTS

Browse the full VTS paper archive.