A unified test architecture for on-line and off-line delay fault detections.

Songwei Pei, Huawei Li, Xiaowei Li

Browse the full VTS paper archive.