Test planning and test access mechanism design for stacked chips using ILP.

Breeta SenGupta, Erik Larsson

Browse the full VTS paper archive.