A BIST Scheme for Testing Analog-to-Digital Converters with Digital Response Analyses.

Yun-Che Wen

Browse the full VTS paper archive.