An optimized delay testing technique for LSSD-based VLSI logic circuits.

David M. Wu

Browse the full VTS paper archive.