Automatic Insertion of Scan Structures to Enhance Testability of Embedded Memories, Cores and Chips.

Kamran Zarrineh, Shambhu J. Upadhyaya, Philip Shephard III

Browse the full VTS paper archive.