Low-power test planning for arbitrary at-speed delay-test clock schemes.

Christian G. Zoellin, Hans-Joachim Wunderlich

Browse the full VTS paper archive.